Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations
نویسندگان
چکیده
Signal processing algorithms and architectures can use dynamic reconfiguration to exploit variations in signal statistics with the objectives of improved performance and reduced power. Parameters provide a simple and formal way to characterize incremental changes to a computation and its computing mechanism. This paper develops a framework for dynamic parameterization and applies it to MPEG-4 motion estimation. A novel motion estimation architecture facilitates the dynamic variation of parameters to achieve power-compression tradeoffs. Our work shows that parameter variation in motion estimation helps achieve power reduction by an order of magnitude, trading off higher compression for lower power. The magnitude of the tradeoffs depends on the input signal variation. The monitoring of input and output signal statistics and subsequent variation of parameters is accomplished by a hardware controller. To provide the controller with a model of the parameter space and corresponding measures in terms of power and performance, a configuration sample space graph is developed. This graph identifies the parameters which
منابع مشابه
Dynamically parameterized algorithms and architectures to exploit signal variations for improved performance and reduced power
Signal processing algorithms and architectures can use dynamic reconfiguration to exploit variations in signal statistics with the objectives of improved performance and reduced power consumption. Parameters provide a simple and formal way to characterize incremental changes to a computation and its computing mechanism. This paper examines five parameterized computations which are typically imp...
متن کاملParameterized and Programmable Low Power Soft FIR Filtering IP Cores
In this paper, the authors present implementation of a number of low power FIR filter architectures to design reuse-able, programmable and parameterized soft FIR filter IP Cores and compare their performance in terms of area and power. An overall 22.1% power saving is achieved. The paper provides an analysis of the programmable cores and the impact of their constituent components on the overall...
متن کاملDynamically Parameterized Architectures for Power-Aware Video Coding: Motion Estimation and DCT
Power-aware video coding requires a combination of highperformance and flexibility to satisfy perceptual quality requirements and meet low-power constraints. This work explores the use of dynamically configurable algorithms and architectures which leverage two fundamental properties of video processing: 1. Video content and its associated processing are highly nonuniform in both space and time....
متن کاملReliability and Performance Evaluation of Fault-aware Routing Methods for Network-on-Chip Architectures (RESEARCH NOTE)
Nowadays, faults and failures are increasing especially in complex systems such as Network-on-Chip (NoC) based Systems-on-a-Chip due to the increasing susceptibility and decreasing feature sizes. On the other hand, fault-tolerant routing algorithms have an evident effect on tolerating permanent faults and improving the reliability of a Network-on-Chip based system. This paper presents reliabili...
متن کاملCon guration Cloning: Exploiting Regularity in Dynamic DSP Architectures
Existing FPGAs have fairly simple and ine cient con guration mechanisms due to the relative infrequency of recon guration. However a large class of dynamically con gurable architectures for DSP and communications can bene t from special-purpose con guration mechanisms which allow signi cant savings in con guration speed, power and memory. Light weight con guration mechanisms allow much ner grai...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- VLSI Signal Processing
دوره 36 شماره
صفحات -
تاریخ انتشار 2004